



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:12-08-2018
Title:	Course Lab Manual	Page: 1 / 37

Copyright ©2017. cAAS. All rights reserved.

Table of Contents

15ECL77 : VLSI LAB.....	2
A. LABORATORY INFORMATION.....	2
1. Lab Overview.....	2
2. Lab Content.....	3
3. Lab Material.....	5
4. Lab Prerequisites.....	5
5. General Instructions.....	6
6. Lab Specific Instructions.....	6
B. OBE PARAMETERS.....	7
1. Lab / Course Outcomes.....	7
2. Lab Applications.....	7
3. Articulation Matrix.....	8
4. Mapping Justification.....	9
5. Curricular Gap and Content.....	10
6. Content Beyond Syllabus.....	11
C. COURSE ASSESSMENT.....	11
1. Course Coverage.....	11
2. Continuous Internal Assessment (CIA).....	12
D. EXPERIMENTS.....	12
Experiment 01 :.....	12
Experiment 02 : Buffer.....	14
Experiment 03 : Transmission Gate.....	15
Experiment 04 : Logic Gates.....	16
.....	16
Experiment 05 : S-R Flip Flop.....	18
Experiment 06 : D Flip Flop.....	19
Experiment 07 : T Flip Flop.....	21
Experiment 08 : JK Flip Flop.....	22
Experiment 09 : Parallel Adder.....	23
Experiment 10 : Serial Adder.....	25
Experiment 11 :4-bit Asynchronous Counter.....	26
.....	26
Experiment 12 :4-bit synchronous Counter.....	28
.....	28
Experiment 13 :CMOS INVERTER.....	29
.....	29
Experiment 14 :Single Stage Differential amplifier.....	31
.....	31
Experiment 15 :Comon Source Differential amplifier.....	33

Dept

Prepared by

Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date: 12-08-2018
Title: Course Lab Manual		Page: 2 / 37

Copyright ©2017. cAAS. All rights reserved.

.....	33
Experiment 16 :Comon Drain Differential amplifier.....	35
.....	35
Experiment 17 :R-2R DAC.....	37
.....	37

Note : Remove “Table of Content” before including in CP Book

15ECL77 : VLSI LAB

A. LABORATORY INFORMATION

1. Lab Overview

<i>Degree:</i>	B.E	<i>Program:</i>	EC
<i>Year / Semester :</i>	4 / 7	<i>Academic Year:</i>	2018-19
<i>Course Title:</i>	VLSI Lab	<i>Course Code:</i>	15ECL77
<i>Credit / L-T-P:</i>	2 / 0-1-2	<i>SEE Duration:</i>	180 Minutes
<i>Total Contact Hours:</i>	40 Hrs	<i>SEE Marks:</i>	80 Marks
<i>CIA Marks:</i>	20	<i>Assignment</i>	1 / Module
<i>Course Plan Author:</i>	Mrs. Shilpa Rani P	<i>Sign</i>	Dt :
<i>Checked By:</i>	Mr.	<i>Sign</i>	Dt :

2. Lab Content

Unit	Title of the Experiments	Lab Hours	Concept	Blooms Level
1	Write Verilog Code for the following circuits and their Test Bench for verification, observe the waveform and synthesize the code i. An inverter ii. A Buffer iii. Transmission Gate	3	Basic VLSI circuits synthesi s	L4 Analyze
2	Write Verilog Code for the following circuits and their Test Bench for verification, observe the waveform and synthesize the code iv. Basic/universal gates	3	Logic Gates synthesi s	L4
3	Write Verilog Code for the following circuits and their Test Bench for verification, observe the waveform and synthesize the code v. Flip flop -RS, D, JK, MS, T	3	Flip-flop synthesi s	L4

Dept

Prepared by

Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date: 12-08-2018
Title: Course Lab Manual		Page: 3 / 37

Copyright ©2017. CAAS. All rights reserved.

4	Write Verilog Code for the following circuits and their Test Bench for verification, observe the waveform and synthesize the code vi. Serial & Parallel adder vii. 4-bit counter [Synchronous and Asynchronous counter]	3	Adders and counters syntheses	L4
5	Write Verilog Code for the following circuits and their Test Bench for verification, observe the waveform and synthesize the code viii. Successive approximation register [SAR]	3	SAR syntheses	L4
6	Design an Inverter with given specifications**, completing the design flow mentioned below: a. Draw the schematic and verify the following i) DC Analysis ii) Transient Analysis b. Draw the Layout and verify the DRC, ERC c. Check for LVS d. Extract RC and back annotate the same and verify the Design e. Verify & Optimize for Time, Power and Area to the given constraint*	6	CMOS Inverter design	L4
7	Design the (i) Common source and Common Drain amplifier and (ii) A Single Stage differential amplifier, with given specifications**, completing the design flow mentioned below: a. Draw the schematic and verify the following i) DC Analysis ii) AC Analysis iii) Transient Analysis b. Draw the Layout and verify the DRC, ERC c. Check for LVS d. Extract RC and back annotate the same and verify the Design.	9	CMOS Amplifiers Design	L4
8	Design an op-amp with given specification** using given differential amplifier Common source and Common Drain amplifier in library*** and completing the design flow mentioned below: a. Draw the schematic and verify the following i) DC Analysis ii). AC Analysis iii) Transient Analysis	3	CMOS OPAMP Design	L4

Dept

Prepared by

Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 4 / 37

Copyright ©2017. cAAS. All rights reserved.

	<p>b. Draw the Layout and verify the DRC, ERC</p> <p>c. Check for LVS</p> <p>d. Extract RC and back annotate the same and verify the Design.</p>			
9	<p>Design a 4 bit R-2R based DAC for the given specification and completing the design flow mentioned using given op-amp in the library***.</p> <p>a. Draw the schematic and verify the following</p> <p>i) DC Analysis</p> <p>ii) AC Analysis</p> <p>iii) Transient Analysis</p> <p>b. Draw the Layout and verify the DRC, ERC</p>	3	R-2R based DAC Design	L4
10	<p>For the SAR based ADC mentioned in the figure below draw the mixed signal schematic and verify the functionality by completing ASIC Design FLOW.</p> <p>[Specifications to GDS-II]</p>	3	SAR based ADC Design	L4

3. Lab Material

Unit	Details	Available
1	Text books	
	Dept Lab Manual	In Dept Library
2	Reference books	
	1. Digital Logic Applications and Design, John M Yarbrough, Thomson Learning, 2001. ISBN 981-240-062-1.	In College Library
	2. Samir Palnitkar, "Verilog HDL: A Guide to Digital Design and Synthesis", Pearson Education, Second Edition.	In College Library

Dept

Prepared by

Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 5 / 37

Copyright ©2017. cAAS. All rights reserved.

	3. “Basic VLSI Design” – Douglas A. Pucknell& Kamran Eshraghian, PHI 3 rd Edition (original Edition – 1994)	In College Library
3	Others (Web, Video, Simulation, Notes etc.)	

4. Lab Prerequisites:

SNo	Course Code	Base Course: Course Name	Topic / Description	Sem	Remarks
1	15EC33	Digital Electronics	Logic Gates, Flip-flops, Adders	3	
2	15EC53	Verilog HDL	Gate-Level Modeling, Dataflow Modeling, Behavioral Modeling	5	
3	15EC63	VLSI Design	CMOS circuit Design, Stick diagrams and Layout	6	

Note: If prerequisites are not taught earlier, GAP in curriculum needs to be addressed. Include in Remarks and implement in B.5.

5. General Instructions

SNo	Instructions	Remarks
1	Observation book and Lab record are compulsory.	
2	Students should report to the concerned lab as per the time table.	
3	After completion of the program, certification of the concerned staff in-charge in the observation book is necessary.	
4	Student should bring a notebook of 100 pages and should enter the readings /observations into the notebook while performing the experiment.	
5	The record of observations along with the detailed experimental procedure of the experiment in the Immediate last session should be submitted and certified staff member in-charge.	
6	Should attempt all experiments given in the list session wise.	
7	It is responsibility to create a separate directory to store all the programs, so that nobody else can read or copy.	
8	When the experiment is completed, should shut down the system properly.	
9	Any damage of the equipment or burn-out components will be viewed seriously either by putting penalty or by dismissing the total group of students from the lab for the semester/year	
10	Completed lab assignments should be submitted in the form of a Lab Record in which you have to write the algorithm, program code along	

Dept

Prepared by

Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 6 / 37

Copyright ©2017. cAAS. All rights reserved.

with comments and output for various inputs given

6. Lab Specific Instructions

SNo	Specific Instructions	Remarks
1	Start computer	
2	Open the text editor	
3	Select new file.	
4	Write the program	
5	Save the program with .v extension.	
6	Compile the program	
7	Execute the program	

B. OBE PARAMETERS

1. Lab / Course Outcomes

#	COs	Teach. Hours	Concept	Instr Method	Assessment Method	Blooms' Level
1	Simulate and synthesize basic VLSI circuits using Verilog coding	3	Basic VLSI circuits synthesis	Demonstration/Practical	Slip Test	L4
2	Simulate and synthesize logic Gates using Verilog coding	3	Logic Gates synthesis	Practical	Slip Test	L4
3	Simulate and synthesize flip-flops using Verilog coding	3	Flip-flop synthesis	Practical	Slip Test	L4
4	Simulate and synthesize adders and counters using Verilog coding	3	Adders and counters synthesis	Practical	Slip Test	L4
5	Simulate and synthesize SAR using Verilog coding	3	SAR synthesis	Practical	Slip Test	L4
6	Design CMOS Inverter schematic , Layout and verify LVS.	6	CMOS Inverter design	Demonstration/Practical	Slip Test	L4
7	Design CMOS Amplifier schematic , Layout and verify LVS.	9	CMOS Amplifiers Design	Practical	Slip Test	L4
8	Design Op-amp using differential amplifier and CDA schematic , Layout and verify LVS.	3	CMOS OPAMP Design	Practical	Slip Test	L4
9	Design R-2R DAC schematic, Layout	3	R-2R based	Practical	Slip Test	L4

Dept

Prepared by

Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date: 12-08-2018
Title: Course Lab Manual		Page: 7 / 37

Copyright ©2017. CAAS. All rights reserved.

	and verify DRC, ERC		DAC Design	I		
10	Draw mixed signal schematic and verify its functionality of SAR based ADC	3	SAR based ADC Design	Practica I	Slip Test	L4
-	Total	39	-	-	-	-

Note: Identify a max of 2 Concepts per unit. Write 1 CO per concept.

2. Lab Applications

SNo	Application Area	CO	Level
1	Static RAM, Image sensors	CO1	L4
2	Alarm switch, Temperature detector, Door bell switch	CO2	L4
3	Data storage, data transfer, registers, counters, frequency division	CO3	L4
4	Designing ALU, Fast multipliers, Digital clocks, Multiplexing, Parallel to serial data conversion	CO4	L4
5	Analog to digital conversion, PLC application	CO5	L4
6	Data converters, Transceivers	CO6	L4
7	FET, Oscilloscopes, Electronic voltmeters, operational amplifiers	CO7	L4
8	Voltage summer, Integrators, digital to analog conversion	CO8	L4
9	Motor control, digital potentiometers, Software Radio, Data distribution system	CO9	L4
10	Temperature sensors, bus architecture in microcontroller, distance locator	CO10	L4

Note: Write 1 or 2 applications per CO.

3. Articulation Matrix

(CO – PO MAPPING)

#	Course Outcomes COs	Program Outcomes												Level
		PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	
15ECL77.1	Simulate and synthesize basic VLSI circuits using Verilog coding	3	1			3				3				L4
15ECL77.2	Simulate and synthesize logic Gates using Verilog coding	3	1			3				3				L4
15ECL77.3	Simulate and synthesize flip-flops using Verilog coding	3	1			3				3				L4
15ECL77.4	Simulate and synthesize adders and counters using Verilog coding	3	1			3				3				L4
15ECL77.5	Simulate and synthesize SAR	3	1			3				3				L4

Dept

Prepared by

Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date: 12-08-2018
Title: Course Lab Manual		Page: 8 / 37

Copyright ©2017. CAAS. All rights reserved.

	using Verilog coding												
15ECL77.6	Design CMOS Inverter schematic , Layout and verify LVS.	3	2	1	3				3				L4
15ECL77.7	Design CMOS Amplifier schematic , Layout and verify LVS.	3	2	1	3				3				L4
15ECL77.8	Design Op-amp using differential amplifier and CDA schematic , Layout and verify LVS.	3	2	1	3				3				L4
15ECL77.9	Design R-2R DAC schematic, Layout and verify DRC, ERC	3	2	1	3				3				L4
15ECL77.10	Draw mixed signal schematic and verify its functionality of SAR based ADC	3	2	1	3				3				L4
	Average	3	1.5	0.5	3				3				

Note: Mention the mapping strength as 1, 2, or 3

4. Mapping Justification

Mapping		Mapping Level	Justification
CO	PO	-	-
CO1	PO1	3	Knowledge of basic VLSI circuits is required for understanding complex VLSI problems
CO1	PO2	1	Knowledge of basic VLSI circuits is required for problem analysis in VLSI designs.
CO1	PO5	3	Simulation of basic VLSI circuits requires tools like “xilinx”
CO1	PO9	1	Individual and team work is required for simulation of basic VLSI circuits.
CO2	PO1	3	Knowledge of logic gates is required for understanding complex VLSI problems
CO2	PO2	1	Knowledge of logic gates is required for problem analysis in VLSI designs.
CO2	PO5	3	Simulation of logic gate circuits requires tools like “xilinx”
CO2	PO9	1	Individual and team work is required for simulation of logic gates.
CO3	PO1	3	Knowledge of flip-flops is required for understanding complex VLSI problems
CO3	PO2	1	Knowledge of flip-flops is required for problem analysis in VLSI designs.
CO3	PO5	3	Simulation of flip-flop circuits requires tools like “xilinx”
CO3	PO9	1	Individual and team work is required for simulation of Flip-flops

Dept

Prepared by

Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:12-08-2018
Title:	Course Lab Manual	Page: 9 / 37

Copyright ©2017. cAAS. All rights reserved.

CO4	PO1	3	Knowledge of adders is required for understanding complex VLSI problems
CO4	PO2	1	Knowledge of adders is required for problem analysis in VLSI designs.
CO4	PO5	3	Simulation of adder circuits requires tools like “xilinx”
CO4	PO9	1	Individual and team work is required for simulation of adders
CO5	PO1	3	Knowledge of SAR is required for understanding analog to digital conversion
CO5	PO2	1	Knowledge of SAR is required for problem analysis in VLSI designs.
CO5	PO5	3	Simulation of SAR circuit requires tools like “xilinx”
CO5	PO9	1	Individual and team work is required for simulation of SAR
CO6	PO1	3	Knowledge of CMOS Inverter is required for understanding complex VLSI problems
CO6	PO2	2	Knowledge of CMOS Inverter is required for problem analysis in VLSI designs.
CO6	PO3	1	Designing of CMOS Inverter is required for development of complex VLSI circuits
CO6	PO5	3	Design of CMOS Inverter requires “cadence” or “tanner tools” usage.
CO6	PO9	2	Individual and team work is required for design of CMOS Inverter
CO7	PO1	3	Knowledge of CMOS Amplifiers is required for solution of amplification related problems
CO7	PO2	2	Knowledge of CMOS Amplifiers is required for problem analysis in VLSI designs.
CO7	PO3	1	Designing of CMOS Amplifiers is required for development of complex VLSI circuits
CO7	PO5	3	Design of CMOS Amplifiers requires “cadence” or “tanner tools” usage.
CO7	PO9	2	Individual and team work is required for design of CMOS Amplifiers
CO8	PO1	3	Knowledge of Op-amp is required for solution of amplification related problems
CO8	PO2	2	Knowledge of Op-amp is required for problem analysis in VLSI designs.
CO8	PO3	1	Designing of Op-amp is required for development of complex VLSI circuits
CO8	PO5	3	Design of Op-amp requires “cadence” or “tanner tools” usage.
CO8	PO9	2	Individual and team work is required for design of Op-amp
CO9	PO1	3	Knowledge of DAC is required for solving signal conversion related problems
CO9	PO2	2	Knowledge of DAC is required for problem analysis in VLSI designs.
CO9	PO3	1	Designing of DAC is required for development of complex VLSI circuits
CO9	PO5	3	Design of DAC requires “cadence” or “tanner tools” usage.
CO9	PO9	2	Individual and team work is required for design of DAC

Dept
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 10 / 37

Copyright ©2017. cAAS. All rights reserved.

CO10	PO1	3	Knowledge of SAR is required for solving signal conversion related problems
CO10	PO2	2	Knowledge of SAR is required for problem analysis in VLSI designs.
CO10	PO3	1	Designing of SAR is required for development of complex VLSI circuits
CO10	PO5	3	Design of SAR requires “cadence” or “tanner tools” usage.
CO10	PO9	2	Individual and team work is required for design of SAR

Note: Write justification for each CO-PO mapping.

5. Curricular Gap and Content

SNo	Gap Topic	Actions Planned	Schedule Planned	Resources Person	PO Mapping
1					
2					
3					
4					
5					

Note: Write Gap topics from A.4 and add others also.

6. Content Beyond Syllabus

SNo	Gap Topic	Actions Planned	Schedule Planned	Resources Person	PO Mapping
1					
2					
3					
4					
5					

Note: Anything not covered above is included here.

C. COURSE ASSESSMENT

1. Course Coverage

Unit	Title	Teaching Hours	No. of question in Exam							CO	Levels
			CIA-1	CIA-2	CIA-3	Asg-1	Asg-2	Asg-3	SEE		
1	Inverter, Buffer, TG	03	1	-	-	1	-	-	1	CO1	L4
2	Logic gates	03	1	-	-	1	-	-	1	CO2	L4
3	Flip-flops	03	1	-	-	1	-	-	1	CO3	L4
4	Adders, Counters	03	1	-	-	1	-	-	1	CO4	L4
5	SAR	03	1	-	-	1	-	-	1	CO5	L4

Dept

Prepared by

Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date: 12-08-2018
Title: Course Lab Manual		Page: 11 / 37

Copyright ©2017. cAAS. All rights reserved.

6	CMOS Inverter Schematic	03	-	1	-	-	1	-	1	CO6	L4
7	CMOS Inverter Layout	03	-	1	-	-	1	-	1	CO6	L4
8	Common Source Amplifier	03	-	1	-	-	1	-	1	CO7	L4
9	Common Drain Amplifier	03	-	1	-	-	1	-	1	CO7	L4
10	Differential Amplifier	03	-	-	1	-	-	1	1	CO7	L4
11	Op-amp	03	-	-	1	-	-	1	1	CO8	L4
12	R-2R DAC	03	-	-	1	-	-	1	1	CO9	L4
13	SAR based ADC	03	-	-	-	-	-	-	1	CO10	L4
-	Total	39	5	4	3	5	4	3	13	-	-

Note: Write CO based on the theory course.

2. Continuous Internal Assessment (CIA)

Evaluation	Weightage in Marks	CO	Levels
CIA Exam - 1	15	CO1, CO2, CO3, CO4, CO5	L4, L4, L4, L4, L4
CIA Exam - 2	15	CO6, CO7,	L4, L4
CIA Exam - 3	15	CO8, CO9, CO10	L4, L4, L4
Assignment - 1	05	CO1, CO2, CO3, CO4, CO5	L4, L4, L4, L4, L4
Assignment - 2	05	CO6, CO7,	L4, L4
Assignment - 3	05	CO8, CO9, CO10	L4, L4, L4
Other Activities - define - Slip test		CO1 to CO10	L4
Final CIA Marks	0	-	-

SNo	Description	Marks
1	Observation and Weekly Laboratory Activities	04 Marks
2	Record Writing	08 Marks for each Expt
3	Internal Exam Assessment	08 Marks
4	Internal Assessment	20 Marks
5	SEE	80 Marks
-	Total	100 Marks

Dept
Prepared by
Approved

Checked by





SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 12 / 37

Copyright ©2017. cAAS. All rights reserved.

D. EXPERIMENTS

Experiment 01 :

–	Experiment No.:	1	Marks		Date Planned		Date Conducted							
1	Title	Inverter												
2	Course Outcomes	Simulate and synthesize basic VLSI circuits using Verilog coding												
3	Aim	To write the verilog code for CMOS Inverter and write the test bench for the same to verify and observe the waveform.												
4	Material / Equipment Required	Lab Manual												
5	Theory, Formula, Principle, Concept	Basic structure of verilog programming to writing the verilog program												
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: Double click on Xilinx ISE 9.2i • step 3: File->New Project. • step 4: Write the verilog code • step 5:check Syntax. • step 6: if error then correct the errors • step 7: Write the Test Bench program. • Step 8: Simulate Behavioral Model • Step 9: Wave Form will be displayed • step 10:stop 												
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> • Circuit Diagram  <ul style="list-style-type: none"> • Symbol 												
8	Observation Table, Look-up Table, Output	Truth Table <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Vin</th> <th>Vout</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> </tr> </tbody> </table> <ul style="list-style-type: none"> • • • 							Vin	Vout	0	1	1	0
Vin	Vout													
0	1													
1	0													

Dept

Prepared by

Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 13 / 37

Copyright ©2017. cAAS. All rights reserved.

9	Sample Calculations	• -
10	Graphs, Outputs	
11	Results & Analysis	• The CMOS Inverter has been successfully simulated and verified.
12	Application Areas	• Static RAM, Image sensors
13	Remarks	
14	Faculty Signature with Date	

Experiment 02 : Buffer

-	Experiment No.:	2	Marks		Date Planned		Date Conducted	
1	Title	Buffer						
2	Course Outcomes	Simulate and synthesize basic VLSI circuits using Verilog coding						
3	Aim	To write the verilog code for CMOS Buffer and write the test bench for the same to verify and observe the waveform.						
4	Material Equipment Required	/ Lab Manual						
5	Theory, Formula, Principle, Concept	Basic structure of verilog programming to writing the verilog program						
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: Double click on Xilinx ISE 9.2i • step 3: File->New Project. • step 4: Write the verilog code • step 5:check Syntax. • step 6: if error then correct the errors • step 7: Write the Test Bench program. • Step 8: Simulate Behavioral Model • Step 9: Wave Form will be displayed • step 10:stop 						
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> • Circuit Diagram 						



Dept
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 14 / 37

Copyright ©2017. cAAS. All rights reserved.

		<ul style="list-style-type: none"> Symbol 									
8	Observation Table, Look-up Table, Output	<p>Truth Table</p> <table border="1"> <thead> <tr> <th>Vin</th> <th>w</th> <th>Vout</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> </tbody> </table>	Vin	w	Vout	0	1	0	1	0	1
Vin	w	Vout									
0	1	0									
1	0	1									
9	Sample Calculations	<ul style="list-style-type: none"> - 									
10	Graphs, Outputs										
11	Results & Analysis	<ul style="list-style-type: none"> The CMOS Buffer has been successfully simulated and verified. 									
12	Application Areas	<ul style="list-style-type: none"> Static RAM, Image sensors 									
13	Remarks										
14	Faculty Signature with Date										

Experiment 03 : Transmission Gate

–	Experiment No.:	3	Marks		Date Planned		Date Conducted	
1	Title	Transmission Gate						
2	Course Outcomes	Simulate and synthesize basic VLSI circuits using Verilog coding						
3	Aim	To write the verilog code for CMOS Transmission Gate and write the test bench for the same to verify and observe the waveform.						
4	Material Equipment Required	/ Lab Manual						
5	Theory, Formula, Principle, Concept	Basic structure of verilog programming to writing the verilog program						

Dept
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 15 / 37

Copyright ©2017. CAAS. All rights reserved.

6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> step 1: start step 2: Double click on Xilinx ISE 9.2i step 3: File->New Project. step 4: Write the verilog code step 5:check Syntax. step 6: if error then correct the errors step 7: Write the Test Bench program. Step 8: Simulate Behavioral Model Step 9: Wave Form will be displayed step 10:stop 																				
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> Circuit Diagram 																				
8	Observation Table, Look-up Table, Output	<p>Truth Table</p> <table border="1"> <thead> <tr> <th>s</th> <th>sbar</th> <th>in</th> <th>out</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>z</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>z</td> </tr> </tbody> </table>	s	sbar	in	out	1	0	0	0	1	0	1	1	0	1	0	z	0	1	1	z
s	sbar	in	out																			
1	0	0	0																			
1	0	1	1																			
0	1	0	z																			
0	1	1	z																			
9	Sample Calculations	<ul style="list-style-type: none"> - 																				
10	Graphs, Outputs																					
11	Results & Analysis	<ul style="list-style-type: none"> The CMOS TG has been successfully simulated and verified. 																				
12	Application Areas	<ul style="list-style-type: none"> Static RAM, Image sensors 																				
13	Remarks																					
14	Faculty Signature with Date																					

Experiment 04 : Logic Gates

-	Experiment No.:	4	Marks		Date Planned		Date Conducte	
---	------------------------	---	--------------	--	---------------------	--	----------------------	--

Dept
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 16 / 37

Copyright ©2017. cAAS. All rights reserved.

		d																																								
1	Title	Logic Gates																																								
2	Course Outcomes	Simulate and synthesize Logic gate circuits using Verilog coding																																								
3	Aim	To write the verilog code for CMOS Logic Gates and write the test bench for the same to verify and observe the waveform.																																								
4	Material Equipment Required	Lab Manual																																								
5	Theory, Formula, Principle, Concept	Basic structure of verilog programming to writing the verilog program																																								
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> step 1: start step 2: Double click on Xilinx ISE 9.2i step 3: File->New Project. step 4: Write the verilog code step 5:check Syntax. step 6: if error then correct the errors step 7: Write the Test Bench program. Step 8: Simulate Behavioral Model Step 9: Wave Form will be displayed step 10:stop 																																								
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> Circuit Diagram 																																								
8	Observation Table, Look-up Table, Output	<p>Truth Table</p> <table border="1"> <thead> <tr> <th>a</th> <th>b</th> <th>f1</th> <th>f2</th> <th>f3</th> <th>f4</th> <th>f5</th> <th>f6</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> </tbody> </table>	a	b	f1	f2	f3	f4	f5	f6	0	0	0	0	1	1	1	0	0	1	0	1	1	0	1	1	1	0	0	1	0	0	1	1	1	1	1	1	0	0	0	0
a	b	f1	f2	f3	f4	f5	f6																																			
0	0	0	0	1	1	1	0																																			
0	1	0	1	1	0	1	1																																			
1	0	0	1	0	0	1	1																																			
1	1	1	1	0	0	0	0																																			

Dept
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 17 / 37

Copyright ©2017. cAAS. All rights reserved.

9	Sample Calculations	• -
10	Graphs, Outputs	
11	Results & Analysis	<ul style="list-style-type: none"> The CMOS Logic gate circuit has been successfully simulated and verified.
12	Application Areas	<ul style="list-style-type: none"> Alarm switch, Temperature detector, Door bell switch
13	Remarks	
14	Faculty Signature with Date	

Experiment 05 : S-R Flip Flop

-	Experiment No.:	5	Marks		Date Planned		Date Conducted	
1	Title	S-R Flip flop						
2	Course Outcomes	Simulate and synthesize flip-flop using Verilog coding						
3	Aim	To write the verilog code for S-R Flip flop and write the test bench for the same to verify and observe the waveform.						
4	Material Equipment Required	/ Lab Manual						
5	Theory, Formula, Principle, Concept	Basic structure of verilog programming to writing the verilog program						
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> step 1: start step 2: Double click on Xilinx ISE 9.2i step 3: File->New Project. step 4: Write the verilog code step 5: check Syntax. step 6: if error then correct the errors step 7: Write the Test Bench program. 						

Dept

Prepared by

Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 18 / 37

Copyright ©2017. cAAS. All rights reserved.

		<ul style="list-style-type: none"> Step 8: Simulate Behavioral Model Step 9: Wave Form will be displayed step 10:stop 																														
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> Circuit Diagram 																														
8	Observation Table, Look-up Table, Output	<p>Truth Table</p> <table border="1"> <thead> <tr> <th>Clk</th> <th>S</th> <th>R</th> <th>Q⁺</th> <th>Q^b</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>↑</td> <td>0</td> <td>0</td> <td>Q</td> <td>Q^b</td> <td>Previous State</td> </tr> <tr> <td>↑</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>Reset</td> </tr> <tr> <td>↑</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>Set</td> </tr> <tr> <td>↑</td> <td>1</td> <td>1</td> <td>0*</td> <td>0*</td> <td>Indeterminate state</td> </tr> </tbody> </table>	Clk	S	R	Q ⁺	Q ^b	Function	↑	0	0	Q	Q ^b	Previous State	↑	0	1	0	1	Reset	↑	1	0	1	0	Set	↑	1	1	0*	0*	Indeterminate state
Clk	S	R	Q ⁺	Q ^b	Function																											
↑	0	0	Q	Q ^b	Previous State																											
↑	0	1	0	1	Reset																											
↑	1	0	1	0	Set																											
↑	1	1	0*	0*	Indeterminate state																											
9	Sample Calculations	<ul style="list-style-type: none"> - 																														
10	Graphs, Outputs																															
11	Results & Analysis	<ul style="list-style-type: none"> SR Flip-flop circuit has been successfully simulated and verified. 																														
12	Application Areas	<ul style="list-style-type: none"> Data storage, data transfer, registers, counters, frequency division 																														
13	Remarks																															
14	Faculty Signature with Date																															

Experiment 06 : D Flip Flop

-	Experiment No.: 6	Marks		Date Planned		Date Conducted	
---	--------------------------	--------------	--	---------------------	--	-----------------------	--



Dept
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 19 / 37

Copyright ©2017. cAAS. All rights reserved.

1	Title	D Flip flop															
2	Course Outcomes	Simulate and synthesize flip-flop using Verilog coding															
3	Aim	To write the verilog code for D Flip flop and write the test bench for the same to verify and observe the waveform.															
4	Material Equipment Required	/Lab Manual															
5	Theory, Formula, Principle, Concept	Basic structure of verilog programming to writing the verilog program															
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: Double click on Xilinx ISE 9.2i • step 3: File->New Project. • step 4: Write the verilog code • step 5:check Syntax. • step 6: if error then correct the errors • step 7: Write the Test Bench program. • Step 8: Simulate Behavioral Model • Step 9: Wave Form will be displayed • step 10:stop 															
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> • Circuit Diagram 															
8	Observation Table, Look-up Table, Output	<p>Truth Table</p> <table border="1"> <thead> <tr> <th>clk</th> <th>D</th> <th>Q⁺</th> <th>Q^b</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>↑</td> <td>0</td> <td>0</td> <td>1</td> <td>Reset</td> </tr> <tr> <td>↑</td> <td>1</td> <td>1</td> <td>0</td> <td>Set</td> </tr> </tbody> </table>	clk	D	Q ⁺	Q ^b	Function	↑	0	0	1	Reset	↑	1	1	0	Set
clk	D	Q ⁺	Q ^b	Function													
↑	0	0	1	Reset													
↑	1	1	0	Set													
9	Sample Calculations	• -															
10	Graphs, Outputs																

Dept
Prepared by
Approved

Checked by




SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 20 / 37

Copyright ©2017. cAAS. All rights reserved.

11	Results & Analysis	<ul style="list-style-type: none"> D Flip-flop circuit has been successfully simulated and verified.
12	Application Areas	<ul style="list-style-type: none"> Data storage, data transfer, registers, counters, frequency division
13	Remarks	
14	Faculty Signature with Date	

Experiment 07 : T Flip Flop

-	Experiment No.:	7	Marks		Date Planned		Date Conducted																
1	Title	T Flip flop																					
2	Course Outcomes	Simulate and synthesize flip-flop using Verilog coding																					
3	Aim	To write the verilog code for T Flip flop and write the test bench for the same to verify and observe the waveform.																					
4	Material Equipment Required	/ Lab Manual																					
5	Theory, Formula, Principle, Concept	Basic structure of verilog programming to writing the verilog program																					
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> step 1: start step 2: Double click on Xilinx ISE 9.2i step 3: File->New Project. step 4: Write the verilog code step 5:check Syntax. step 6: if error then correct the errors step 7: Write the Test Bench program. Step 8: Simulate Behavioral Model Step 9: Wave Form will be displayed step 10:stop 																					
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> Circuit Diagram 																					
8	Observation Table, Look-up Table, Output	Truth Table <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>clk</th> <th>T</th> <th>Qⁿ</th> <th>Q^b</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>↑</td> <td>0</td> <td>Q</td> <td>Qb</td> <td>Previous state</td> </tr> <tr> <td>↑</td> <td>1</td> <td>Qb</td> <td>Q</td> <td>Toggle</td> </tr> </tbody> </table>							clk	T	Q ⁿ	Q ^b	Function	↑	0	Q	Qb	Previous state	↑	1	Qb	Q	Toggle
clk	T	Q ⁿ	Q ^b	Function																			
↑	0	Q	Qb	Previous state																			
↑	1	Qb	Q	Toggle																			

Dept
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:12-08-2018
Title:	Course Lab Manual	Page: 21 / 37

Copyright ©2017. cAAS. All rights reserved.

9	Sample Calculations	• -
10	Graphs, Outputs	
11	Results & Analysis	• T Flip-flop circuit has been successfully simulated and verified.
12	Application Areas	• Data storage, data transfer, registers, counters, frequency division
13	Remarks	
14	Faculty Signature with Date	

Experiment 08 : JK Flip Flop

-	Experiment No.:	8	Marks	Date Planned	Date Conducted	
1	Title	JK Flip flop				
2	Course Outcomes	Simulate and synthesize flip-flop using Verilog coding				
3	Aim	To write the verilog code for JK Flip flop and write the test bench for the same to verify and observe the waveform.				
4	Material Equipment Required	/ Lab Manual				
5	Theory, Formula, Principle, Concept	Basic structure of verilog programming to writing the verilog program				
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: Double click on Xilinx ISE 9.2i • step 3: File->New Project. • step 4: Write the verilog code • step 5:check Syntax. • step 6: if error then correct the errors • step 7: Write the Test Bench program. • Step 8: Simulate Behavioral Model • Step 9: Wave Form will be displayed • step 10:stop 				



Dept
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 22 / 37

Copyright ©2017. cAAS. All rights reserved.

7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> Circuit Diagram 																														
8	Observation Table, Look-up Table, Output	<p>Truth Table</p> <table border="1"> <thead> <tr> <th>Clk</th> <th>J</th> <th>K</th> <th>Q⁺</th> <th>Q^b</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>↑</td> <td>0</td> <td>0</td> <td>Q</td> <td>Q^b</td> <td>Previous State</td> </tr> <tr> <td>↑</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>Reset</td> </tr> <tr> <td>↑</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>Set</td> </tr> <tr> <td>↑</td> <td>1</td> <td>1</td> <td>Q^b</td> <td>Q</td> <td>Toggle</td> </tr> </tbody> </table>	Clk	J	K	Q ⁺	Q ^b	Function	↑	0	0	Q	Q ^b	Previous State	↑	0	1	0	1	Reset	↑	1	0	1	0	Set	↑	1	1	Q ^b	Q	Toggle
Clk	J	K	Q ⁺	Q ^b	Function																											
↑	0	0	Q	Q ^b	Previous State																											
↑	0	1	0	1	Reset																											
↑	1	0	1	0	Set																											
↑	1	1	Q ^b	Q	Toggle																											
9	Sample Calculations	<ul style="list-style-type: none"> - 																														
10	Graphs, Outputs																															
11	Results & Analysis	<ul style="list-style-type: none"> JK Flip-flop circuit has been successfully simulated and verified. 																														
12	Application Areas	<ul style="list-style-type: none"> Data storage, data transfer, registers, counters, frequency division 																														
13	Remarks																															
14	Faculty Signature with Date																															

Experiment 09 : Parallel Adder

-	Experiment No.:	9	Marks		Date Planned		Date Conducted	
1	Title	Parallel Adder						
2	Course Outcomes	Simulate and synthesize adders and counters using Verilog coding						
3	Aim	To write the verilog code for parallel adder write the test bench for the same to verify and observe the waveform and synthesize the code.						
4	Material	/Lab Manual						

Dept
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 23 / 37

Copyright ©2017. cAAS. All rights reserved.

	Equipment Required																													
5	Theory, Formula, Principle, Concept	Basic structure of verilog programming to writing the verilog program																												
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> step 1: start step 2: Double click on Xilinx ISE 9.2i step 3: File->New Project. step 4: Write the verilog code step 5:check Syntax. step 6: if error then correct the errors step 7: Write the Test Bench program. Step 8: Simulate Behavioral Model Step 9: Wave Form will be displayed step 10:stop 																												
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> Circuit Diagram 																												
8	Observation Table, Look-up Table, Output																													
	Sample Calculations	<p>CASE 1: if A=1001 and B =0011 CASE 2: if A=1001 and B =0111</p> <table style="margin-left: auto; margin-right: auto;"> <tr> <td style="text-align: right;">1001</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td style="text-align: right;">1001</td> </tr> <tr> <td style="text-align: right;">+ 0011</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td style="text-align: right;">+ 0111</td> </tr> <tr> <td style="text-align: right;">1100</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td style="text-align: right;">1 0000</td> </tr> <tr> <td style="text-align: right;">Cout S3 S2 S1 S0</td> <td></td> <td>S3</td> <td>S2</td> <td>S1</td> <td>S0</td> <td></td> </tr> </table>	1001						1001	+ 0011						+ 0111	1100						1 0000	Cout S3 S2 S1 S0		S3	S2	S1	S0	
1001						1001																								
+ 0011						+ 0111																								
1100						1 0000																								
Cout S3 S2 S1 S0		S3	S2	S1	S0																									
10	Graphs, Outputs																													
11	Results & Analysis	<ul style="list-style-type: none"> Parallel Adder circuit has been successfully simulated and verified. 																												
12	Application Areas	<ul style="list-style-type: none"> Designing ALU, Fast multipilers, Digital clocks, Multiplexing, Parallel 																												

Dept
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 24 / 37

Copyright ©2017. cAAS. All rights reserved.

		to serial data conversion
13	Remarks	
14	Faculty Signature with Date	

Experiment 10 : Serial Adder

-	Experiment No.:	10	Marks		Date Planned		Date Conducted	
1	Title	Serial Adder						
2	Course Outcomes	Simulate and synthesize adders and counters using Verilog coding						
3	Aim	To write the verilog code for serial adder write the test bench for the same to verify and observe the waveform and synthesize the code.						
4	Material Equipment Required	/ Lab Manual						
5	Theory, Formula, Principle, Concept	Basic structure of verilog programming to writing the verilog program						
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> step 1: start step 2: Double click on Xilinx ISE 9.2i step 3: File->New Project. step 4: Write the verilog code step 5:check Syntax. step 6: if error then correct the errors step 7: Write the Test Bench program. Step 8: Simulate Behavioral Model Step 9: Wave Form will be displayed step 10:stop 						
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> Circuit Diagram 						
8	Observation Table, Look-up Table,							

Dept
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date: 12-08-2018
Title: Course Lab Manual		Page: 25 / 37

Copyright ©2017. cAAS. All rights reserved.

	Output	
	Sample Calculations	
10	Graphs, Outputs	
11	Results & Analysis	<ul style="list-style-type: none"> Serial Adder circuit has been successfully simulated and verified.
12	Application Areas	<ul style="list-style-type: none"> Designing ALU, Fast multipliers, Digital clocks, Multiplexing, Parallel to serial data conversion
13	Remarks	
14	Faculty Signature with Date	

Experiment 11 :4-bit Asynchronous Counter

–	Experiment No.:	11	Marks		Date Planned		Date Conducted	
1	Title	Asynchronous Counter						
2	Course Outcomes	Simulate and synthesize adders and counters using Verilog coding						
3	Aim	To write the verilog code for asynchronous counter write the test bench for the same to verify and observe the waveform and synthesize the code.						
4	Material Equipment Required	/ Lab Manual						
5	Theory, Formula, Principle, Concept	Basic structure of verilog programming to writing the verilog program						
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> step 1: start step 2: Double click on Xilinx ISE 9.2i step 3: File->New Project. step 4: Write the verilog code step 5: check Syntax. step 6: if error then correct the errors step 7: Write the Test Bench program. Step 8: Simulate Behavioral Model Step 9: Wave Form will be displayed step 10: stop 						

Dept

Prepared by

Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date: 12-08-2018
Title: Course Lab Manual		Page: 26 / 37

Copyright ©2017. cAAS. All rights reserved.

7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> Circuit Diagram
8	Observation Table, Look-up Table, Output	
9	Sample Calculations	
10	Graphs, Outputs	
11	Results & Analysis	<ul style="list-style-type: none"> Asynchronous counter circuit has been successfully simulated and verified.
12	Application Areas	<ul style="list-style-type: none"> Designing ALU, Fast multipliers, Digital clocks, Multiplexing, Parallel to serial data conversion
13	Remarks	
14	Faculty Signature with Date	

Experiment 12 :4-bit synchronous Counter

-	Experiment No.:	12	Marks		Date Planned		Date Conducted	
1	Title	Synchronous Counter						
2	Course Outcomes	Simulate and synthesize adders and counters using Verilog coding						
3	Aim	To write the verilog code for synchronous counter write the test bench for the same to verify and observe the waveform and synthesize the code.						
4	Material Equipment Required	/ Lab Manual						
5	Theory, Formula, Principle, Concept	Basic structure of verilog programming to writing the verilog program						

Dept
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 27 / 37

Copyright ©2017. cAAS. All rights reserved.

6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> step 1: start step 2: Double click on Xilinx ISE 9.2i step 3: File->New Project. step 4: Write the verilog code step 5:check Syntax. step 6: if error then correct the errors step 7: Write the Test Bench program. Step 8: Simulate Behavioral Model Step 9: Wave Form will be displayed step 10:stop
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> Circuit Diagram
8	Observation Table, Look-up Table, Output	
9	Sample Calculations	
10	Graphs, Outputs	
11	Results & Analysis	<ul style="list-style-type: none"> synchronous counter circuit has been successfully simulated and verified.
12	Application Areas	<ul style="list-style-type: none"> Designing ALU, Fast multipilers, Digital clocks, Multiplexing, Parallel to serial data conversion
13	Remarks	
14	Faculty Signature with Date	

Experiment 13 :CMOS INVERTER

-	Experiment No.: 13	Marks		Date Planned		Date Conducte	
---	---------------------------	--------------	--	---------------------	--	----------------------	--



Dept
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 28 / 37

Copyright ©2017. cAAS. All rights reserved.

		d
1	Title	CMOS INVERTER
2	Course Outcomes	Design CMOS Inverter schematic , Layout and verify LVS.
3	Aim	Design an Inverter with given specification, complete design flow mentioned below. a. Draw the schematic and verify the following. i)DC Analysis. ii)Transient Analysis. b) Draw the Layout and verify the DRC, ERC
4	Material Equipment Required	/ Lab Manual
5	Theory, Formula, Principle, Concept	Basic structure of CMOS circuits to design the given circuit
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: Double click on S-edit • step 3: File->New • step 4: Draw the circuit • step 5: Check for DRC and ERC errors. • step 6: Save and minimize • step 7: Open T-spice. • Step 8: File->New • Step 9: Write the t-spice code and run the code, observe the waveform • step 10:stop
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> • Circuit Diagram and Layout diagram <div style="display: flex; justify-content: space-around; align-items: center;">   </div>


Dept
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 29 / 37

Copyright ©2017. cAAS. All rights reserved.

8	Observation Table, Look-up Table, Output	
9	Sample Calculations	
10	Graphs, Outputs	
11	Results & Analysis	<ul style="list-style-type: none"> The schematic and layout for the Inverter is successfully verified and tested.
12	Application Areas	<ul style="list-style-type: none"> Data converters, Transceivers
13	Remarks	
14	Faculty Signature with Date	

Experiment 14 :Single Stage Differential amplifier

-	Experiment No.:	14	Marks		Date Planned		Date Conducted	
1	Title	Single Stage Differential amplifier						
2	Course Outcomes	Design Single Stage Differential amplifier schematic , Layout and verify LVS.						
3	Aim	Design an Single Stage Differential amplifier with given specification, complete design flow mentioned below. a. Draw the schematic and verify the following. i)DC Analysis. ii)AC Analysis. b) Draw the Layout and verify the DRC, ERC						
4	Material Equipment Required	/ Lab Manual						
5	Theory, Formula	Basic structure of CMOS circuits to design the given circuit						


Dept
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 30 / 37

Copyright ©2017. cAAS. All rights reserved.

	<p>Principle, Concept</p>	
<p>6</p>	<p>Procedure, Program, Activity, Algorithm, Pseudo Code</p>	<ul style="list-style-type: none"> • step 1: start • step 2: Double click on S-edit • step 3: File->New • step 4: Draw the circuit • step 5: Check for DRC and ERC errors. • step 6: Save and minimize • step 7: Open T-spice. • Step 8: File->New • Step 9: Write the t-spice code and run the code, observe the waveform • step 10:stop
<p>7</p>	<p>Block, Circuit, Model Diagram, Reaction Equation, Expected Graph</p>	<ul style="list-style-type: none"> • Circuit Diagram and Layout diagram 
<p>8</p>	<p>Observation Table, Look-up Table, Output</p>	

Dept
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 31 / 37

Copyright ©2017. cAAS. All rights reserved.

9	Sample Calculations	
10	Graphs, Outputs	
11	Results & Analysis	<ul style="list-style-type: none"> The schematic and layout for the Single stage differential amplifier is successfully verified and tested.
12	Application Areas	<ul style="list-style-type: none"> FET, Oscilloscopes, Electronic voltmeters, operational amplifiers
13	Remarks	
14	Faculty Signature with Date	

Experiment 15 :Comon Source Differential amplifier

-	Experiment No.:	15	Marks		Date Planned		Date Conducted	
1	Title	Common source differential amplifier						
2	Course Outcomes	Design common source differential amplifier schematic , Layout and verify LVS.						
3	Aim	Design an Common Source Differential amplifier with given specification, complete design flow mentioned below. a. Draw the schematic and verify the following. i)DC Analysis. ii)AC Analysis. b) Draw the Layout and verify the DRC, ERC						
4	Material Equipment Required	/Lab Manual						
5	Theory, Formula, Principle, Concept	Basic structure of CMOS circuits to design the given circuit						
6	Procedure, Program, Activity, Algorithm, Pseudo	<ul style="list-style-type: none"> step 1: start step 2: Double click on S-edit step 3: File->New 						


Dept
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 32 / 37

Copyright ©2017. cAAS. All rights reserved.

	Code	<ul style="list-style-type: none"> • step 4: Draw the circuit • step 5: Check for DRC and ERC errors. • step 6: Save and minimize • step 7: Open T-spice. • Step 8: File->New • Step 9: Write the t-spice code and run the code, observe the waveform • step 10:stop
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> • Circuit Diagram and Layout diagram 
8	Observation Table, Look-up Table, Output	
9	Sample	

Dept
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 33 / 37

Copyright ©2017. cAAS. All rights reserved.

	Calculations	
10	Graphs, Outputs	
11	Results & Analysis	<ul style="list-style-type: none"> The schematic and layout for the common source differential amplifier is successfully verified and tested.
12	Application Areas	<ul style="list-style-type: none"> FET, Oscilloscopes, Electronic voltmeters, operational amplifiers
13	Remarks	
14	Faculty Signature with Date	

Experiment 16 :Common Drain Differential amplifier

-	Experiment No.:	16	Marks		Date Planned		Date Conducted	
1	Title	Common drain differential amplifier						
2	Course Outcomes	Design common drain differential amplifier schematic , Layout and verify LVS.						
3	Aim	Design an Common Drain Differential amplifier with given specification, complete design flow mentioned below. a. Draw the schematic and verify the following. i)DC Analysis. ii)AC Analysis. b) Draw the Layout and verify the DRC, ERC						
4	Material Equipment Required	/ Lab Manual						
5	Theory, Formula, Principle, Concept	Basic structure of CMOS circuits to design the given circuit						
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> step 1: start step 2: Double click on S-edit step 3: File->New step 4: Draw the circuit 						

Dept

Prepared by

Approved

Checked by




SKIT	Teaching Process	Rev No.: 1.0
Doc Code: SKIT.Ph5b1.F03		Date:12-08-2018
Title: Course Lab Manual		Page: 34 / 37

Copyright ©2017. cAAS. All rights reserved.

		<ul style="list-style-type: none"> step 5: Check for DRC and ERC errors. step 6: Save and minimize step 7: Open T-spice. Step 8: File->New Step 9: Write the t-spice code and run the code, observe the waveform step 10:stop
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> Circuit Diagram and Layout diagram
8	Observation Table, Look-up Table, Output	
9	Sample Calculations	
10	Graphs, Outputs	

Dept
Prepared by
Approved

Checked by





SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:12-08-2018
Title:	Course Lab Manual	Page: 35 / 37

Copyright ©2017. cAAS. All rights reserved.



11	Results & Analysis	<ul style="list-style-type: none"> The schematic and layout for the common drain differential amplifier is successfully verified and tested.
12	Application Areas	<ul style="list-style-type: none"> FET, Oscilloscopes, Electronic voltmeters, operational amplifiers
13	Remarks	
14	Faculty Signature with Date	

Experiment 17 :R-2R DAC

-	Experiment No.:	17	Marks		Date Planned		Date Conducted	
1	Title	R-2R DAC						
2	Course Outcomes	Design R-2R DAC schematic , Layout and verify LVS.						
3	Aim	Design an R-2R DAC with given specification, complete design flow mentioned below. a. Draw the schematic and verify the following. i)DC Analysis. ii)AC Analysis. b) Draw the Layout and verify the DRC, ERC						
4	Material Equipment Required	/ Lab Manual						
5	Theory, Formula, Principle, Concept	Basic structure of CMOS circuits to design the given circuit						
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> step 1: start step 2: Double click on S-edit step 3: File->New step 4: Draw the circuit step 5: Check for DRC and ERC errors. step 6: Save and minimize step 7: Open T-spice. Step 8: File->New 						

Dept
Prepared by
Approved

Checked by

		<ul style="list-style-type: none"> Step 9: Write the t-spice code and run the code, observe the waveform step 10:stop
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> Circuit Diagram and Layout diagram 
8	Observation Table, Look-up Table, Output	
9	Sample Calculations	
10	Graphs, Outputs	
11	Results & Analysis	<ul style="list-style-type: none"> The schematic and layout for the R-2R DAC is successfully verified



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	SKIT.Ph5b1.F03	Date:12-08-2018
Title:	Course Lab Manual	Page: 37 / 37

Copyright ©2017. cAAS. All rights reserved.

		and tested.
12	Application Areas	<ul style="list-style-type: none">• Motor control, digital potentiometers, Software Radio, Data distribution system
13	Remarks	
14	Faculty Signature with Date	

Dept
Prepared by
Approved

Checked by